# Methods and tools for porting legacy software to multi-core platforms

Stefan Resmerita
University of Salzburg and Chrona GmbH
Joint work with A. Naderlinger, A. Poeltzleitner, S. Lukesch and
W. Pree

#### Overview

- Verification of data consistency in multi-core software
  - Concurrency Analysis
- Correct-by-construction methods
  - Logical Execution Time
- Validation of system behavior by platform-aware simulation
  - Software in the loop, hardware in the loop
- Test-centered porting of legacy SW to multi-core
- Testing the tools
  - Automatic generation of test cases
- Use cases
- Demo

### Data issues in single-core versus multi-core software

- Data consistency (DC)
  - Access constraints to shared memory
  - Non-blocking: buffering
  - Blocking: mutual exclusion
- Data dependency (DD)
  - Ordering constraints for executions of functions representing data producers and consumers
  - Stay close to original legacy DD

### Verification of Data Consistency: Problematic Access Patterns

▶ Take a sequence of three atomic accesses to the same shared memory location a in two concurrent processes P and Q, of the form:

$$\alpha: [r \mid w]^{P}(a) \to w^{Q}(a) \to r^{P}(a)$$


- Notations:
  - Sequence of statements executed in P between the two accesses to  $a: s_1, s_2, ... s_n$
  - Statement in Q where a is accessed:  $s^*$
  - Set of locks held by process P at statement  $s:L^{P}(s)$
- Sequence  $\alpha$  is a **PAP** if:

$$\exists k \in \{1, ..., n\} \text{ s.t. } L^{P}(s_{k}) \cap L^{Q}(s^{*}) = \phi$$

#### PAP tool: Auxilia

- Static analysis of source code
- Sound (conservative)
- Measures to reduce number of false positives
  - Use timing information
  - Filter out initialization functions
- Integrated in Eclipse
- Lean, fast
- Simple user interface
- Easy to integrate in existing tool-chains
- Output in XML and PDF

#### Auxilia snapshots




#### Auxilia output example (pdf)

The Write reference in ApplicationTasks.c:checkGate()


```
28 gateState = -1;
can write between Write reference in Gear.c:Gear_gear_state():
   _{111} *p = -1;
and Read reference in Gear.c:getGateState():
                                          Key reference
                                                                  Other references
   1222 i=gateState;
                                          dispatcherIRS
                                                              gearShiftController
                                           checkGate
                                                                  Gear step
                                                               Gear shift logic
                                                           Gear gear state
                                                                             getGateState
```


## Correct-by-construction design: The LET Programming Model


- Logical execution time (LET) for periodic software functions
- Inputs are read at the start of the LET
- Outputs are made available at LET end
- Physical execution (managed by platform scheduler) takes place within the LET
- Deals with both DC and DD!



#### LET-based design









Stefan Resmerita W07@DATE2017

0 items selected


#### Validation: The Validator tool




Validator snapshot




#### A LET-based porting process (1)




#### A LET-based porting process (2)




#### A LET-based porting process (3)




#### A LET-based porting process (4)



#### A LET-based porting process (5)



#### Testing: the TDLTest tool



### Application: Engine Control SW on single- and multi-core

- Migration of single-core SW to TDL (2014-2015)
  - Migration tools: TDLGen and TDLMod
  - Verification: Validator and HIL simulations
  - Low additional computational costs
- Concurreny analysis: Auxilia (2016-2017)
  - Analysis time: under an hour

### Application: Powertrain Control SW on Autosar and multi-core

- TDLGen (2015-2016)
  - Applied at OEM and Tier 1 (ECU supplier)
- Auxilia (2016)
  - Applied at ECU supplier
- TDLTest & Validator (2017)
  - Applied at TDLGen supplier

### Thank you!

